

eSi-TSMC Flash



## **1** Contents


1	Contents	2
2	Overview	3
3	Hardware Interface	4
4	Software Interface	7
4.1	Register Map	7
4.2	Register Write Protection	11
4.3	Flash Operations	12
5	Revision History	14



## 2 Overview

The eSi-TSMC Flash core provides an interface a TSMC embedded flash. It supports the following features:

- Supports access to one data memory and one information memory.
- Optionally supports redundancy.
- Optional ECC support with SECDEC (single-bit error correction, double-bit error detection).
- Programmable read/write timings, to support different clock frequencies.
- Write protection.
- Discharge on brown out.
- Triple AMBA 3 AHB-lite slave interfaces:
  - $\circ$   $\$  cfg for configuration and programming.
  - mem for memory read accesses.
  - o info for information page read accesses.



#### Figure 1: eSi-TSMC Flash

# **3** Hardware Interface

Module Name	cpu_ahb_tsmc_flash
HDL	Verilog
Technology	Generic
Source Files	cpu_ahb_tsmc_flash.v

Port	Туре	Description
xadr_pins	Integer	Width of X address bus to flash
yadr_pins	Integer	Width of Y address bus to flash
data_pins	Integer	Number of pins in data bus used for data
address_pins	Integer	Width of internal address bus wide enough to access
		all addresses in flash data block:
		<pre>(xadr_pins+yadr_pins+log2(data_pins/8))</pre>
ecc_pins	Integer	Number of bit in data bus used for ECC
recall_on_first_read	Integer	Determines whether a recall operation will
		automatically be performed on the first memory read
bias_initial	Integer	Determines whether the "bias initial" test mode
		sequence is performed before erase reference cell
info_pages	Integer	How many information pages are implemented
read_wait_states	5:0	Reset value for timing0.R
five_us_reset	15:0	Reset value for timing0.F
erase_cycles_reset	23:0	Reset value for timing1.E
program_cycles_reset	15:0	Reset value for timing2.P
hundred_ns_reset	7:0	Reset value for timing2.H
ten_ns_reset	3:0	Reset value for timing2.T
resume_after_brownout	Boolean	Whether flash operation can continue after brown out
write_protect_privileged	Boolean	Whether control.WP must be clear to allow privileged writes

### **Table 1: Parameters**

Port	Direction	Width	Description
write_protect_all	Input	1	Prevents all write and erase operations
write_protect	Input	32	Data bock write protection flags
info_write_protect	Input	info_pages	Information block write protection flags
disable_redundancy	Input	1	Disables use of redundancy information
brown_out	Input	1	Power brown out indicated. When asserted, the controller will perform the discharge sequence if occurs during erase or programming
discharged	Output	1	Indicates discharge sequence is complete after brown out
mem_hclk	Input	1	Memory interface, AHB clock
mem_hresetn	Input	1	Memory interface, AHB reset, active-low
mem_haddr	Input	BITS	Memory interface, AHB address
mem_hburst	Input	3	Memory interface, AHB burst type
mem_hmastlock	Input	1	Memory interface, AHB locked transfer
mem_hprot	Input	4	Memory interface, AHB protection
mem_hsize	Input	3	Memory interface, AHB size
mem_htrans	Input	2	Memory interface, AHB transfer type
mem_hwdata	Input	BITS	Memory interface, AHB write data
mem_hwrite	Input	1	Memory interface, AHB write
mem_hready	Input	1	Memory interface, AHB ready

# eSI-RISC

men_bready         Input         1         Memory interface, AHB select           men_bready         Output         1         Memory interface, AHB ready           info_holk         Input         1         Memory interface, AHB ready           info_holk         Input         1         Info page interface, AHB response           info_holk         Input         1         Info page interface, AHB decks           info_holks         Input         3         Info page interface, AHB decks           info_holks         Input         3         Info page interface, AHB decks           info_holks         Input         3         Info page interface, AHB solved           info_holks         Input         3         Info page interface, AHB wite           info_holks         Input         1         Info page interface, AHB wite           info_hokita         Input         1         Info page interface, AHB wite           info_hokita         Input         1         Info page interface, AHB wite           info_heredy         Output         1         Info page interface, AHB wite           info_heredy         Output         1         Info page interface, AHB wite           info_heredy         Output         1         Info page interface, AHB wite	5			
mem_hrespOutputBITSMemory interface, AHB read datamem_hrespOutput1Memory interface, AHB read, active-lowinfo_hclkInput1Info page interface, AHB clockinfo_hclkInputBITSInfo page interface, AHB badressinfo_hburstInput3Info page interface, AHB locked transferinfo_hburstInput3Info page interface, AHB read, active-lowinfo_hburstInput3Info page interface, AHB read, active-lowinfo_hbarstInput4Info page interface, AHB read, active-lowinfo_htransInput2Info page interface, AHB read, active-lowinfo_htransInput1Info page interface, AHB read, active-lowinfo_headaInput1Info page interface, AHB read, active-lowinfo_headaInput1Info page interface, AHB read, active-lowinfo_headInput1Info page interface, AHB read, active-lowinfo_hreadyUnput1Info page interface, AHB read, active-lowinfo_hreadaOutput1Info page interface, AHB read, active-lowinfo_hreadaOutput1Info page interface, AHB read, active-lowinfo_hreadaInput1Info page interface, AHB read, active-lowinfo_hreadaOutput1Info page interface, AHB read, active-lowinfo_hreadaInput1Info page interface, AHB read, active-lowinfo_hreadaInput1Info page interface, AHB read, active-lowinfo_	mem_hsel	Input	1	Memory interface, AHB select
mem         Interact         Output         BITS         Memory interface, AHB read data           mem         Info         Info         Nemory interface, AHB read data           info         Info         Info         page interface, AHB response           info         Info         Info         page interface, AHB response           info         Info         Info         page interface, AHB address           info         Info         Info         page interface, AHB         active-low           info         Info         Info         page interface, AHB         active-low           info         Input         Info         Info         page interface, AHB         active-low           info         Input         Info         page interface, AHB         active-low           info         Input         Info         page i	mem_hready	Output	1	Memory interface, AHB ready
mem_brespOutput1Memory interface, AHB responseinfo_hresetnInput1Info page interface, AHB clockinfo_haddrInput1Info page interface, AHB clockinfo_haddrInput1Info page interface, AHB burst typeinfo_haddrInput3Info page interface, AHB burst typeinfo_haddrInput3Info page interface, AHB brotectioninfo_hadarInput4Info page interface, AHB protectioninfo_hatarInput3Info page interface, AHB readyinfo_hatarInput1Info page interface, AHB readyinfo_hatarInput1Info page interface, AHB readyinfo_hatarInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyInput1Configuration interface, AHB readyinfo_hreadyInput1Configuration interface, AHB readyinfo_hreadyInput3Configuration interface, AHB readycfg_hreadyInput3Configuration interface,	mem_hrdata	Output	BITS	Memory interface, AHB read data
info_helkInput1Info page interface, AHB clockinfo_haddrInputBITSInfo page interface, AHB clockinfo_haddrInputBITSInfo page interface, AHB clocked transferinfo_hadlockInput1Info page interface, AHB locked transferinfo_hadlockInput3Info page interface, AHB sizeinfo_hadlockInput3Info page interface, AHB sizeinfo_hatzeInput3Info page interface, AHB sizeinfo_hataaInput1Info page interface, AHB writeinfo_hataaInput1Info page interface, AHB writeinfo_hataaInput1Info page interface, AHB writeinfo_hataaInput1Info page interface, AHB selectinfo_hreadyOutput1Info page interface, AHB selectinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyInput1Configuration interface, AHB dockscfg_hreadInput1Configuration interface, AHB dockscfg_hreadInput2Configuration interfac	mem_hresp	Output	1	
info_hresstnInput1Info page interface, AHB reset, active-lowinfo_hburstInputBITSInfo page interface, AHB burst typeinfo_hburstInput3Info page interface, AHB burst typeinfo_hprotInput1Info page interface, AHB burst typeinfo_hastlockInput3Info page interface, AHB protectioninfo_hatzeInput3Info page interface, AHB write datainfo_hataInput1Info page interface, AHB readyinfo_hataInput1Info page interface, AHB readyinfo_hreadyInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyifg_hreadxInput3Configuration interface, AHB readyifg_hreadxInput3Conf	info hclk	Input	1	
into_haddrInputBITSInfo page interface, AHB burst typeinto_hmastlockInput1Info page interface, AHB burst typeinto_hmastlockInput1Info page interface, AHB blocked transferinfo_hsizeInput3Info page interface, AHB sizeinfo_htransInput3Info page interface, AHB sizeinfo_htransInput2Info page interface, AHB write datainfo_htransInput1Info page interface, AHB writeinfo_htransInput1Info page interface, AHB writeinfo_htransInput1Info page interface, AHB writeinfo_htradyInput1Info page interface, AHB selectinfo_htradaOutput1Info page interface, AHB readyinfo_htradaOutput1Info page interface, AHB case, active-lowcfg_htrastInput1Configuration interface, AHB case, active-lowcfg_htrastInput3Configuration interface, AHB lockedtrastInput3Configuration interface, AHB sizecfg_htrastInput3Configuration interface, AHB sizecfg_htrastInput3Configuration interface, AHB sizecfg_htrastInput3Configuration interface, AHB sizecfg_htrastInput4Configuration interface, AHB sizecfg_htrastInput3Configuration interface, AHB sizecfg_htrastInput3Configuration interface, AHB sizecfg_htrastInput </td <td>info hresetn</td> <td></td> <td></td> <td></td>	info hresetn			
intoIntoJuntJuntJuntJuntintoInput1Info page interface, AHB burst typeintoIntoInput1Info page interface, AHB protectionintoInfoInfoJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoInfoJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJuntJuntinfoJuntJuntJunt	_			
info_hprotInput1Info page interface, AHB locked transferinfo_hprotInput4Info page interface, AHB sizeinfo_hsizeInput3Info page interface, AHB sizeinfo_htransInput2Info page interface, AHB write datainfo_htransInput1Info page interface, AHB write datainfo_htransInput1Info page interface, AHB write datainfo_htradyInput1Info page interface, AHB readyinfo_htradyOutput1Info page interface, AHB readyinfo_htradyOutput1Configuration interface, AHB case, active-lowcfg_htradInput3Configuration interface, AHB datesscfg_htradInput3Configuration interface, AHB brast typecfg_htradInput3Configuration interface, AHB transfer typecfg_htradInput3Configuration interface, AHB transfer typecfg_htradInput3Configuration interface, AHB transfer typecfg_htradInput3Configuration interface, AHB transfer typecfg_htradInput1Configuration interface, AHB transfer typecfg_htradInput1Configuration interface, AHB transfer type	_		3	
info_hprotInput4Info page interface, AHB protectioninfo_hsizeInput3Info page interface, AHB transfer typeinfo_hvataaInput2Info page interface, AHB transfer typeinfo_hvataaInput1Info page interface, AHB writeinfo_hreadyInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB reset, active-info_hreadyOutput1Info page interface, AHB reset, active-info_hreadyInput1Configuration interface, AHB burst typecfg_haddrInput3Configuration interface, AHB burst typecfg_hburstInput3Configuration interface, AHB sizecfg_hbrastInput3Configuration interface, AHB sizecfg_htransInput3Configuration interface, AHB sizecfg_htransInput1Configuration interface, AHB sizecfg_htransInput2Configuration interface, AHB sizecfg_htransInput1Configuration interface, AHB sizecfg_htransInput1Configuration interface, AHB sizecfg_htransInput1Configuration interface, AHB sizecfg_htransInput1Configuration interface, AHB readycfg_htransIn	_			
Info_nsizeInput3Info page interface, AHB sizeinfo_htransInput2Info page interface, AHB write transfer typeinfo_hwriteInputInfo page interface, AHB write datainfo_hreadyInput1Info page interface, AHB writeinfo_hreadyInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadaOutput1Configuration interface, AHB cockcfg_hclkInput1Configuration interface, AHB backcfg_hadarInput3Configuration interface, AHB burst typecfg_hadarInput3Configuration interface, AHB protectioncfg_haizeInput3Configuration interface, AHB protectioncfg_haizeInput3Configuration interface, AHB write datacfg_hransInput3Configuration interface, AHB readycfg_hransInput1Configuration interface, AHB write datacfg_hransInput1Configuration interface, AHB write datacfg_hransInput1Configuration interface, AHB write datacfg_hransInput1Configuration interface, AHB write datacfg_hransInput1Configuration interface, AHB write datacfg_hready <td< td=""><td>_</td><td></td><td>_</td><td></td></td<>	_		_	
into_transInput2Info page interface, AHB transfer typeinfo_hwdataInputBITSInfo page interface, AHB write datainfo_hreadyInput1Info page interface, AHB write datainfo_hreadyInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutputBITSInfo page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyInput1Configuration interface, AHB readyinfo_hreadyInput1Configuration interface, AHB readyinfo_hreadyInput1Configuration interface, AHB brackcfg_hattInput3Configuration interface, AHB brackedcfg_hattaInput3Configuration interface, AHB protectioncfg_hataInput2Configuration interface, AHB protectioncfg_hreadyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutpu				
info_hwataInputBITSInfo page interface, AHB write datainfo_hwriteInput1Info page interface, AHB readyinfo_hreadyInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB read datainfo_hreadyInput1Configuration interface, AHB readscfg_hclkInput1Configuration interface, AHB setex, active-cfg_hadarInput1Configuration interface, AHB backcfg_hhadrInput3Configuration interface, AHB burst typecfg_hnastlockInput3Configuration interface, AHB sizecfg_hransInput3Configuration interface, AHB sizecfg_hransInput3Configuration interface, AHB write datacfg_hransInput3Configuration interface, AHB writecfg_hransInput1Configuration interface, AHB readycfg_hransInput1<	_			
info_hvriteInput1Info page interface, AHB writeinfo_hreadyInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutput1Configuration interface, AHB dockcfg_helkInput1Configuration interface, AHB burst typecfg_haddrInput1Configuration interface, AHB burst typecfg_hmastlockInput3Configuration interface, AHB sizecfg_hreadInput3Configuration interface, AHB sizecfg_hatasInput3Configuration interface, AHB readycfg_hatasInput3Configuration interface, AHB readycfg_hatasInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1 <t< td=""><td>_</td><td>-</td><td></td><td></td></t<>	_	-		
info_hreadyInput1Info page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB selectinfo_hreadyOutputBITSInfo page interface, AHB readyinfo_hreadyOutputInfo page interface, AHB readyinfo_hreadyOutput1Info page interface, AHB readycfg_hclkInput1Configuration interface, AHB reset, active-lowcfg_hresetnInput1Configuration interface, AHB burst typecfg_haddrInput3Configuration interface, AHB burst typecfg_hastlockInput1Configuration interface, AHB brotectioncfg_hastlockInput3Configuration interface, AHB protectioncfg_hransInput3Configuration interface, AHB protectioncfg_hransInput3Configuration interface, AHB write datacfg_hransInput1Configuration interface, AHB write datacfg_hwriteInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readydata_outOutputBITSConfiguration interface, AHB ready <t< td=""><td>_</td><td>-</td><td></td><td></td></t<>	_	-		
info_hselInput1Info page interface, AHB selectinfo_hreadyOutput1Info page interface, AHB readyinfo_hrespOutput1Info page interface, AHB read datainfo_hrespOutput1Info page interface, AHB read datainfo_hrespOutput1Configuration interface, AHB read datainfo_hrespInput1Configuration interface, AHB doresscfg_haddrInputBITSConfiguration interface, AHB burst typecfg_hmastlockInput3Configuration interface, AHB brotectioncfg_hsizeInput3Configuration interface, AHB protectioncfg_hsizeInput3Configuration interface, AHB protectioncfg_hataInput3Configuration interface, AHB protectioncfg_hataInput1Configuration interface, AHB protectioncfg_hataInput1Configuration interface, AHB readycfg_hataInput1Configuration interface, AHB readycfg_hataInput1Configuration interface, AHB readycfg_headyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hre	—			
info_hreadyOutput1Info page interface, AHB readyinfo_hreadyOutputBITSInfo page interface, AHB readyatainfo_hreapOutput1Info page interface, AHB readyatainfo_hreapInput1Configuration interface, AHB reseponsecfg_hclkInput1Configuration interface, AHB reset, active-info_hreapInput1Configuration interface, AHB reset, active-info_hreapInputBITSConfiguration interface, AHB burst typecfg_haddrInput1Configuration interface, AHB burst typecfg_hastlockInput1Configuration interface, AHB reset, active-cfg_hsizeInput1Configuration interface, AHB burst typecfg_hransInput3Configuration interface, AHB reset, active-cfg_hransInput3Configuration interface, AHB reset, active-cfg_hransInput3Configuration interface, AHB reset, active-cfg_hransInput1Configuration interface, AHB readycfg_hradaInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB read datacfg_hreadyOutputBITSConfiguration interface, AHB read datacfg_hreapOutputBITSConfiguration interface, AHB read datacfg_hreapOutputBITSConfiguration interface, AHB read datacfg_hreapOutput <td< td=""><td>—</td><td></td><td></td><td></td></td<>	—			
info_hrdataOutputBITSInfo page interface, AHB read datainfo_hrespOutput1Info page interface, AHB responsecfg_holkInput1Configuration interface, AHB clockcfg_hresetnInput1Configuration interface, AHB ddresscfg_haddrInputBITSConfiguration interface, AHB burst typecfg_hmastlockInput3Configuration interface, AHB burst typecfg_hmastlockInput4Configuration interface, AHB protectioncfg_hsizeInput3Configuration interface, AHB transfercfg_htransInput2Configuration interface, AHB transfer typecfg_hwataInputBITSConfiguration interface, AHB write datacfg_heradyInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadOutput1Configuration interface, AHB readydata_inInput1Configuration interface, AHB readydata_inInput1Data outputdata_out_enableOutput1Data outputdata_out_enableOutput1Data outputyadrOutput1Sense anableyeeOutput1Sense anableyee <td< td=""><td>—</td><td>-</td><td></td><td></td></td<>	—	-		
info_hrespOutput1Info page interface, AHB responsecfg_hclkInput1Configuration interface, AHB clockcfg_hresetnInput1Configuration interface, AHB clockcfg_hburstInputBITSConfiguration interface, AHB addresscfg_hburstInput3Configuration interface, AHB burst typecfg_hastlockInput1Configuration interface, AHB burst typecfg_hastlockInput3Configuration interface, AHB sizecfg_hrastInput3Configuration interface, AHB sizecfg_htransInput2Configuration interface, AHB write datacfg_hwataInputBITSConfiguration interface, AHB write datacfg_hreadyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hrespOutput1Configuration interface, AHB readydata_outOutputecc_pins +data_pinsData output enabledata_out_enableOutput1Flash data output enable, active-lowxadrOutput1Sense anableyadrOutput1Y addressyadrOutput1Sense anableyeeOutput1Sense anableyea<	—			
cfg_hclkInput1Configuration interface, AHB clockcfg_hresetnInput1Configuration interface, AHB reset, active- lowcfg_haddrInputBITSConfiguration interface, AHB addresscfg_hmastlockInput3Configuration interface, AHB boxed transfercfg_hmastlockInput4Configuration interface, AHB protectioncfg_hsizeInput4Configuration interface, AHB protectioncfg_hsizeInput3Configuration interface, AHB sizecfg_hvataInputBITSConfiguration interface, AHB write datacfg_hwriteInput1Configuration interface, AHB write datacfg_hreadyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readydata_outOutputecc_pins +data_pinsData outputdata_out_enable_nOutput1Flash data outputoutput_enable_nOutput1Flash data output enableoutput_enable_nOutput1Sense anableyadrOutput1Sense anableyeeOutput1 </td <td>—</td> <td>•</td> <td></td> <td></td>	—	•		
cfg_hresetnInput1Configuration interface, AHB reset, active- lowcfg_hadrInputBITSConfiguration interface, AHB addresscfg_hburstInput3Configuration interface, AHB burst typecfg_hmastlockInput1Configuration interface, AHB burst typecfg_hrastInput3Configuration interface, AHB brotsetcfg_hrastInput4Configuration interface, AHB protectioncfg_htransInput3Configuration interface, AHB sizecfg_htransInput2Configuration interface, AHB write datacfg_hwataInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readydata_inInput1Configuration interface, AHB readydata_out_enableOutput1Data output enableoutput_enable_nOutput1Data output enablevadrOutput1Sense anableyadrOutput1X address enableyadrOutput1Y address enableyadrOutput1Y address enableyadrOutput1Y address enableyadrOutput1 <td< td=""><td>_</td><td>•</td><td></td><td></td></td<>	_	•		
Image: Construct of the second seco	—	-		-
cfg_hburst cfg_hmastlockInput3Configuration interface, AHB burst typecfg_hmastlockInput1Configuration interface, AHB locked transfercfg_hprotInput4Configuration interface, AHB protectioncfg_hsizeInput3Configuration interface, AHB protectioncfg_htransInput2Configuration interface, AHB write datacfg_hwitaInput1Configuration interface, AHB write datacfg_hreadyInput1Configuration interface, AHB write datacfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB read datacfg_hreadyOutput1Configuration interface, AHB read datacfg_hreadyOutput1Configuration interface, AHB read datacfg_hreadOutput8TTSConfiguration interface, AHB read datacfg_hreadOutput1Configuration interface, AHB read datacfg_hreadOutput1Data outputdata_outOutputecc_pins +data_pinsData outputdata_outOutput1Tata outputdata_out_enable_nOutput1Data output enable, active-lowxadrOutput1X address enableyedOutput1Y addressyadrOutput1Y address enableseOutput1Fase acycleyed	cig_nieseth	Input	1	
cfg_hburst cfg_hmastlockInput3Configuration interface, AHB burst typecfg_hmastlockInput1Configuration interface, AHB locked transfercfg_hprotInput4Configuration interface, AHB protectioncfg_hsizeInput3Configuration interface, AHB protectioncfg_htransInput2Configuration interface, AHB write datacfg_hwiteInput1Configuration interface, AHB write datacfg_hreadyInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB read datacfg_hreadyOutputBITSConfiguration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB readdata_outOutputecc_pins +data_pinsData outputdata_out_enableOutput1Data outputdata_out_enable_nOutput1Tesh data output enable, active-lowxadrOutput1Yadress enableyeeOutput1Yaddress enableseOutput1Yaddress enableseOutput1Frase cycleyeeOutput1Hass erase cycleye	cfg_haddr	Input	BITS	Configuration interface, AHB address
cfg_hmastlockInput1Configuration interface, AHB locked transfercfg_hprotInput4Configuration interface, AHB protectioncfg_hsizeInput3Configuration interface, AHB sizecfg_htransInput2Configuration interface, AHB transfer typecfg_hwdataInputBITSConfiguration interface, AHB write datacfg_hwataInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutputBITSConfiguration interface, AHB readycfg_hreadyOutputBITSConfiguration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readydata_inInputecc_pins +data_pinsData outputdata_out_enableOutput1Data outputdata_out_enable_nOutput1Flash data output enableoutput_enable_nOutput1Y address enableyadrOutput1Y address enableseeOutput1Frase cycleyesOutput1Frase cycleyesOutput1Program cycleyesOutput1Program cycleyesOutput1Program cycleyesOutput1Program cycleyesOutput<	cfg_hburst	-	3	
cfg_hprotInput4Configuration interface, AHB protectioncfg_hprotInput3Configuration interface, AHB protectioncfg_hsizeInput3Configuration interface, AHB transfer typecfg_htransInputBITSConfiguration interface, AHB write datacfg_hwriteInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readydata_outOutput1Configuration interface, AHB readydata_outOutput1Data outputdata_out_enable_nOutput1Data outputoutput_enable_nOutput1Flash data output enable, active-lowxadrOutput1Yaddress enableyeeOutput1Yaddress enableyeeOutput1Yaddress enableyeeOu	cfg_hmastlock	-	1	
cfg_hsizeInput3Configuration interface, AHB sizecfg_htransInput2Configuration interface, AHB transfer typecfg_hwdataInputBITSConfiguration interface, AHB write datacfg_hwriteInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadaOutputBITSConfiguration interface, AHB readycfg_hrespOutput1Configuration interface, AHB readydata_inInputecc_pins +data_pinsData inputdata_out_enableOutput1Data outputoutput_enable_nOutput1Flash data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputyadr_pinsColumn addressyadrOutput1Y address enableyeOutput1Sense amplifier enableifrenOutput1Frase cyclemassOutput1Program cycleyeOutput1Program cycleyeOutput1Recall triming codeseOutput1Recall triming codeseOutput1Recall triming codeseOutput1Recall trimi	_	•		-
cfg_hsizeInput3Configuration interface, AHB sizecfg_htransInput2Configuration interface, AHB transfer typecfg_hwdataInputBITSConfiguration interface, AHB write datacfg_hreadyInput1Configuration interface, AHB readycfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readydata_inInputecc_pins +data_pinsData outputdata_out_enableOutput1Data outputoutput_enable_nOutput1Flash data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputyadr_pinsColumn addressyeOutput1Y address enableyeOutput1Sense anallifier enableifrenOutput1Frase cyclemas1Output1Has erase cyclemas1Output1Program cyclenvstrOutput1Recall trimming codeslmOutput1Selep mode enabletifrenOutpu	cfg hprot	Input	4	Configuration interface, AHB protection
cfg_htransInput2Configuration interface, AHB transfer typecfg_hwdataInputBITSConfiguration interface, AHB write datacfg_hwriteInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Data inputdata_out_enableOutput1Data outputdata_out_enableOutput1Flash data output enableoutput_enable_nOutput1Flash data output enableoutput_enable_nOutput1X addressyadrOutput1X address enableyadrOutput1Sense amplifier enableyadrOutput<	cfg hsize			
cfg_hwdataInputBITSConfiguration interface, AHB write datacfg_hwriteInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hselInput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutputBITSConfiguration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hrespOutput1Configuration interface, AHB readydata_inInputecc_pins +data_pinsData inputdata_outOutput1Data output enableoutput_enableOutput1Flash data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutput1Yadress enableyadrOutput1Yaddress enableyeOutput1Yaddress enableyeOutput1Sense amplifier enableifrenOutput1Frase cyclemas1Output1Program cyclenvstrOutput1Recall trimming codeslmOutput1Recall trimming codeslmOutput1Recall trimming codeslmOutput1Selep mode enable </td <td>cfg htrans</td> <td></td> <td></td> <td></td>	cfg htrans			
cfg_hwriteInput1Configuration interface, AHB writecfg_hreadyInput1Configuration interface, AHB readycfg_hselInput1Configuration interface, AHB selectcfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutput1Configuration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB responsedata_inInputecc_pins +data_pinsData inputdata_outOutput1Data outputdata_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutput1X addressyadrOutput1X addressyadrOutput1Y address enableyeOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Mass erase cyclemas1Output1Program cyclenvstrOutput1Recall trimming codeslmOutput1Recall trimming codeslmOutput1Recall trimming code	 cfg hwdata			
cfg_hreadyInput1Configuration interface, AHB readycfg_hselInput1Configuration interface, AHB selectcfg_hreadyOutput1Configuration interface, AHB readycfg_hreadyOutputBITSConfiguration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB read datadata_inInputecc_pins +data_pinsData inputdata_outOutputecc_pins +data_pinsData output enabledata_out_enableOutput1Flash data output enable, active-lowxadrOutput1Flash data output enable, active-lowxadrOutput1KadressyadrOutput1Y addressyadrOutput1Y addressyeOutput1Sense amplifier enableifrenOutput1Frase cyclemas1Output1Program cycleprogOutput1Non-volatile store cyclerecallOutput1Selep mode enableslmOutput1Selep mode enable	 cfg hwrite		1	-
cfg_hselInput1Configuration interface, AHB selectcfg_hreadyOutput1Configuration interface, AHB readycfg_hrdataOutputBTTSConfiguration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB responsedata_inInputecc_pins +data_pinsData inputdata_outOutputecc_pins +data_pinsData outputdata_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutput1X address enableyeOutput1Y address enableyeOutput1Sense amplifier enableifrenOutput1Frase cyclemas1Output1Program cycleprogOutput1Non-volatile store cyclenvstrOutput1Recall trimming codeslmOutput1Sleep mode enable	 cfg hready	-		-
cfg_hreadyOutput1Configuration interface, AHB readycfg_hrdataOutputBITSConfiguration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB responsedata_inInputecc_pins +data_pinsData inputdata_outOutputecc_pins +data_pinsData output enabledata_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsColumn addressyadrOutput1X address enableyeOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Flask case cyclemas1Output1Mass erase cycleprogOutput1Non-volatile store cyclerecallOutput1Sleep mode enableitmrOutput1Sleep mode enable	—	-		-
cfg_hrdataOutputBITSConfiguration interface, AHB read datacfg_hrespOutput1Configuration interface, AHB responsedata_inInputecc_pins +data_pinsData inputdata_outOutputecc_pins +data_pinsData outputdata_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutput1X address enableyeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Mass erase cyclemas1Output1Program cycleprogOutput1Non-volatile store cyclerecallOutput1Sleep mode enabletrecallOutput1Sleep mode enable	—	-		-
cfg_hrespOutput1Configuration interface, AHB responsedata_inInputecc_pins +data_pinsData inputdata_outOutputecc_pins +data_pinsData outputdata_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutputyadr_pinsColumn addressxeOutput1Y address enableoutput1Sense amplifier enableseOutput1Sense amplifier enableifrenOutput1Sense arse cyclemas1Output1Mass erase cycleprogOutput1Non-volatile store cyclenvstrOutput1Recall trimming codeslmOutput1Sleep mode enable	cfg hrdata	•		-
data_inInputecc_pins +data_pinsData inputdata_outOutputecc_pins +data_pinsData outputdata_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutputyadr_pinsColumn addressxeOutput1X address enableyeOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Recall trimming codeslmOutput1Sleep mode enable	cfg hresp	-	1	
data_outOutput+data_pinsData outputdata_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutputyadr_pinsColumn addressxeOutput1X address enableyeOutput1Sense amplifier enableifrenOutput1Sense amplifier enableeraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Non-volatile store cyclenvstrOutput1Recall trimming codeslmOutput1Sleep mode enable	—	•		
data_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutputyadr_pinsColumn addressxeOutput1X address enableyeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Sense active lowmas1Output1Hass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Sleep mode enableslmOutput1Sleep mode enabletmrOutput1Sleep mode reset	_	input		
data_out_enableOutput1Data output enableoutput_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutputyadr_pinsColumn addressxeOutput1X address enableyeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Sleep mode enableslmOutput1Sleep mode enable	data_out	Output	ecc_pins	Data output
output_enable_nOutput1Flash data output enable, active-lowxadrOutputxadr_pinsRow addressyadrOutputyadr_pinsColumn addressxeOutput1X address enableyeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Mass erase cyclenvstrOutput1Non-volatile store cyclerecallOutput1Sleep mode enableslmOutput1Sleep mode enabletmrOutput1Sleep mode reset	data out onable	Outerut		Data autout anabla
xadrOutputxadr_pinsRow addressyadrOutputyadr_pinsColumn addressxeOutput1X address enableyeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Sleep mode enabletmrOutput1Sleep mode reset		-		-
yadrOutputyadr_pinsColumn addressxeOutput1X address enableyeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Sleep mode enabletmrOutput1Sleep mode reset				
xeOutput1X address enableyeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Sleep mode enabletmrOutput1Sleep mode reset		•		
yeOutput1Y address enableseOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Sleep mode enabletmrOutput1Sleep mode reset	-	•	_	
seOutput1Sense amplifier enableifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Recall trimming codeslmOutput1Sleep mode enabletmrOutput1Test mode reset				
ifrenOutput1Information block enableeraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Recall trimming codeslmOutput1Sleep mode enabletmrOutput1Test mode reset	-	•		
eraseOutput1Erase cyclemas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Recall trimming codeslmOutput1Sleep mode enabletmrOutput1Test mode reset				
mas1Output1Mass erase cycleprogOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Recall trimming codeslmOutput1Sleep mode enabletmrOutput1Test mode reset		-		
progOutput1Program cyclenvstrOutput1Non-volatile store cyclerecallOutput1Recall trimming codeslmOutput1Sleep mode enabletmrOutput1Test mode reset		-		· · · · · · · · · · · · · · · · · · ·
nvstrOutput1Non-volatile store cyclerecallOutput1Recall trimming codeslmOutput1Sleep mode enabletmrOutput1Test mode reset		-		-
recallOutput1Recall trimming codeslmOutput1Sleep mode enabletmrOutput1Test mode reset		•		- ,
slmOutput1Sleep mode enabletmrOutput1Test mode reset		•		-
tmr Output 1 Test mode reset		Output	1	_
	slm	Output	1	Sleep mode enable
chip_select_n Output 1 Chip-select, active-low		Output		Test mode reset
	chip_select_n	Output	1	Chip-select, active-low



ifren1	Output	1	Information block 1 enable
reden	Output	2	Redundancy page select
interrupt_n	Output	1	Interrupt, active-low

#### Table 2: I/O Ports

For complete details of the AHB signals, please refer to the AMBA 3 AHB-Lite Protocol v1.0 Specification available at:

http://www.arm.com/products/system-ip/amba/amba-open-specifications.php

For further details of the flash interface signals, refer to the TSMC flash macro datasheet.

## 4 Software Interface

## 4.1 Register Map

Register	Address offset	Access	Description
control	0x00	R/W	Control register
timing0	0x04	R/W	Timing register 0
timing1	0x08	R/W	Timing register 1
timing2	0x0c	R/W	Timing register 2
unlock1	0x18	W	Unlock 1
unlock2	0x1c	W	Unlock 2
address	0x20	W	Erase / Program address
pb_data	0x24	W	Program buffer data
pb_index	0x28	W	Program buffer index
status	0x2c	R/W	Status register
redun_0	0x30	R/W	Redundant address 0
redun_1	0x34	R/W	Redundant address 1
sec_count	0x38	R/W	Single error corrected count
ded_count	0x3c	R/W	Double error detected count

#### Table 3: Register Map

## 4.1.1 Control Register

The control register contains flags that control the operation of the flash memory. After reset, register write protection is enabled.

12	11	10	9	8	7	6	5	4	3	2	1	0
EDIE	ECIE	WCIE	EI	AP	R	ERC	Р	EP	E	-	WP	SLM

Figure 2: Format of the control register

Register	Values	Description
SLM	0 – Active mode 1 – Sleep mode	Sleep mode. Directly drives the SLM signal to the flash
WP	0 – Write protect disabled 1 – Write protect enabled	Register write protect
E	0 – No op 1 – Erase	Erase. Write-only
EP	0 – No op 1 – Erase page	Erase page. Write-only
P	0 – No op 1 – Program	Program flash. Write-only
ERC	0 – No op 1 – Erase ref. cell	Erase reference cell. Write-only
R	0 – No op 1 – Recall	Recall trim code. Write-only
AP	0 – Disable auto-program 1 – Enable auto-program	Enables automatic programming of the flash when the program buffer becomes full
EI	0 – Error not indicated 1 – Error indicated	Indicates an error on mem_hresp if an uncorrectable error is detected by ECC logic
WCIE	0 – Interrupt disabled 1 – Interrupt enabled	Write complete interrupt enable
ECIE	0 – Interrupt disabled 1 – Interrupt enabled	Error corrected interrupt enable

eSJ-RISC			eSi-TSMC Flash
EDIE	0 – Interrupt disabled 1 – Interrupt enabled	Error detected interrupt enable	

Table 4: Fields of the control register

## 4.1.2 Timing Register 0

The timing control register 0 contains timing information for read and other operations.

31		16	15		6	5		0
	F			-			R	

#### Figure 3: Format of the timing0 register

Register	Values	Description						
R	0 - 63	Read wait states. and meet Tacc	Read wait states. This should be a minimum of 2 and meet Tacc					
F	0 - 65,536	Number of clock cycles to meet following minimum timings:						
			90nm	55nm	40nm			
		Tnvs	5us	5us	8us			
		Tnvh	5us	5us	5us			
		Trcv (x2)	10us	10us	10us			
		Tpgs (x2)	10us	10us	2us			
		Tnvh1 (x32)	100us	100us	100us			
		So: - For 90nm, set to	o number of	f clock cyc	les in 5us			
		<ul> <li>For 55nm, set to number of clock cycles in 5</li> <li>For 40nm, set to number of clock cycles in 8</li> </ul>						

Table 5: Fields of the timing0 register

### 4.1.3 Timing Register 1

The timing register 1 contains timing information for erase operations.



### Figure 4: Format of the timing1 register

E 0 – 16,777,216 Erase: Number of clock cycles to meet Tme / Terase time: 90nm: 20ms / 40ms 55nm: 80ms / 160ms	Register	Values	Description
·	Ε	0 - 16,777,216	Terase time: 90nm: 20ms / 40ms 55nm: 80ms / 160ms 40nm: 10ms / 20ms Erase reference cell: Number of clock cycles to

90nm: 40ms
55nm: 100ms
40nm: 10-20ms

Table 6: Fields of the timing1 register

### 4.1.4 Timing Register 2

The timing register 2 contains timing information for programming and other operations.

	27	24	23		16	15			0
-		Т		Н			Р		

#### Figure 5: Format of the timing2 register

Register	Values	Description
Ρ	0 - 65,535	Program: Number of clock cycles to meet Tprog time: 90nm: 20us to 40us 55nm: 8us to 16us 40nm: 8us to 16us Erase reference cell: Number of clock cycles to meet Ttmh minimum time: 90nm: 100ns 55nm: 100ns 40nm: 30us
Н	0 – 255	Number of clock cycles in 100ns
Т	0 – 15	Number of clock cycles in 10ns

#### Table 7: Fields of the timing2 register

### 4.1.5 Unlock 1

The unlock 1 register is a register that must be written in a specific sequence in order to unlock access to the write protection register.

15

### Figure 6: Format of the unlock1 register

### 4.1.6 Unlock 2

The unlock 2 register is a register that must be written in a specific sequence in order to unlock access to the write protection register.

15

#### Figure 7: Format of the unlock2 register

### 4.1.7 Address Register

0



0

The address register specifies the address for program and erase page operations. The address register will be automatically incremented by the length specified by pb\_index after a program operation.

address_pins			
-	ADDRESS		

Figure 8: Format of the address register

## 4.1.8 Program Buffer Data Register

The program buffer data register provides access to a 32-byte program buffer. When this register is written, the bytes specified by the  $pb_index$  register in the program buffer will be set to the written data. The  $pb_index$  register will be automatically incremented after an access to the  $pb_data$  register. The number of bytes written to the program buffer will depend on the size of the AHB write. After a program operation, the contents of the program buffer are undefined.

BITS-1

DATA

#### Figure 9: Format of the pb\_data register

## 4.1.9 Program Buffer Index Register

The program buffer index register specifies which bytes within a 32-byte program buffer will be written via the program buffer data register. It is automatically incremented after an access to the program buffer data register. It is also used to specify the number of bytes to program during a program operation. A value of 0 in this register results in 32 bytes being programmed.

#### Figure 10: Format of the pb\_index register

### 4.1.10 Status Register

The status register contains flags that indicate the status of erase and programming operations. To clear a bit in the status register, write a 1 to it. Writing a zero leaves a bit alone.

	7		6	5	4	3	2	1	0
-	ED	1	EC	WC	BO	DIS	DR	WER	BUSY

Figure 11: Forma	nt of the	status	register
------------------	-----------	--------	----------

Register	Values	Description
BUSY	0 – Not busy 1 – Busy	Indicates whether the flash controller is busy performing an erase or program operation
WER	0 – No error 1 – Write Protect Error	Indicates an attempt was made to erase / write a write protected page or a brown out occurred during write. Sticky
DR	0 – Redundancy enabled 1 – Redundancy disabled	Indicates the state of the <pre>disable_redundancy</pre> input. Read only
DIS	0 – Normal	Indicates whether the discharge sequence has

INDEX

	1 – Discharged	been performed in response to <pre>brown_out having</pre> been asserted. Sticky
BO	0 – Power normal 1 – Brown out detected	State of brown_out input. Read only
WC	0 – Write not complete 1 – Write complete	Indicates if a write operation (program / erase) has completed. Sticky
EC	0 – No error corrected 1 – Error corrected	Indicates if an error has been corrected by the ECC logic. Sticky
ED	0 – No error detected 1 – Error detected	Indicates if an uncorrectable error has been detected by the ECC logic. Sticky

Table 8: Fields of the status register

## 4.1.11 Redundant Address Register

The redundant address registers contains information indicating whether the redundant pages are being used. These registers are initialised automatically after reset based on information read from info 1 block. These registers are only for diagnostic purposes.

31	18 12	11 1	0
-	Р	0	R

#### Figure 12: Format of the redun\_N registers

Register	Values	Description
R	0 – Not used 1 – Used	Indicates whether the redundant page is being used
Р		Redundant page address

Table 9: Fields of the redun\_N register

### 4.1.12 Single Error Corrected Count Register

\_\_\_\_\_

The single error corrected count register is incremented each time the ECC logic corrects a single error. This register is only implemented if ecc pins > 0.

15

#### Figure 13: Format of the sec\_count registers

### 4.1.13 Double Error Detected Count Register

The double error detected count register is incremented each time the ECC logic detects an uncorrectable double bit error. This register is only implemented if  $ecc_pins > 0$ .

15

Figure 14: Format of the ded\_count registers

## 4.2 Register Write Protection

0

When the control.WP flag is set, register writes to registers other than the unlock registers are ignored, unless the privileged protection flag is set on the AHB transfer (HPROT[1] equals 1) and write\_protect\_privileged is FALSE. When the control.WP flag is clear, register writes will take place regardless of the value of HPROT[1].

In order to write to the control.WP flag, access to this register must be unlocked. To do this:

- Write 0x7123 to unlock1.
- Write 0x812a to unlock2.
- Write Oxbee1 to unlock1.

Writing any other register part way through the sequence will result in the unlocked state not being reached. When in the unlocked state, writing any register will return to the locked state.

## 4.3 Flash Operations

## 4.3.1 Flash Memory Organisation

A single flash memory can be controlled by the core. For programming and erase, the flash memory is divided in to two blocks: 2<sup>address\_pins</sup> bytes of data memory and info\_pages\*page\_size bytes of information memory. Blocks are divided into pages of 4096 or 8192 bytes. The blocks are arranged as follows:

Low Address	High Address	Description
0x0000_0000	2address_pins-1	Data memory
2address_pins	2 <sup>address_pins</sup> +info_pages*page_size-1	Information memory

#### Table 10: Flash Memory Organisation

If the flash supports the information 1 page (used for redundancy), this is not erasable or programmable.

### 4.3.2 Erase

To erase all pages in the data memory:

- Set the address register to 0x0.
- Set control.E to 1.

To erase all pages in the information memory and data memory:

- Set the address register to 2<sup>address\_pins</sup>.
- Set control.E to 1.

During the erase operation, status.BUSY will be set to 1 and AHB read accesses via the Mem interface will fail (HRESP will be 1). When the erase operation is complete, status.BUSY will be set to 0.

If any page to be erased is write protected, no erase operation will be performed and status.WER will be set 1.

### 4.3.3 Erase Page



To erase a single page in either the data memory or information memory:

- Set the address register to the address of the page.
- Set control.EP to 1.

During the erase operation, status.BUSY will be set to 1 and AHB read accesses via the Mem interface will fail (HRESP will be 1). When the erase operation is complete, status.BUSY will be set to 0.

If the page specified by the address is write protected, the erase will not be performed and status.WER will be set 1.

### 4.3.4 Program

A 32-byte program buffer is implemented, allowing from 1 to 32 bytes to be programmed at a time. The program buffer is accessed via the pb\_data and pb\_index registers.

To program N bytes to the flash at address A:

- Set pb index to 0.
- Write the N bytes of data to pd data.
- Set the address register to the address to start programming at, A.
- Set control.P to 1.

During the program operation, status.BUSY will be set to 1 and AHB read accesses via the Mem interface will be stalled (HRREADYOUT will be 0). When the program operation is complete, status.BUSY will be set to 0.

Programming should not cross a 32-byte address boundary. That is, the following must be true:  $A[4:0] + N \le 32$ .

When ECC is implemented, the minimum number of bytes that can be programmed is determined by the flash word width (data pins/8)

If the page specified by the address is write protected, the program operation will not be performed and status.WER will be set to 1.

### 4.3.5 Erase Reference Cell

The TSMC embedded flash datasheet indicates that the erase reference cell operation should be performed once for each sample. The erase reference cell operation can be performed by setting control.ERC to 1. During the erase reference cell operation, status.BUSY will be set to 1. When complete, status.BUSY will be set to 0. The timing1.E register should specify the number of clock cycles to meet Tre and timing2.P should specify the number of clock cycles to meet Ttmh.

### 4.3.6 Recall

The recall operation recalls the trim code. The recall operation is performed automatically on the first read from the flash, if the operation has not been started manually and the recall\_on\_first\_read parameter is 1. It can be started manually by setting control.R to 1. Newer flash macros do not require the recall operation to be performed.

# **5** Revision History

Hardware	Software	Description
Revision	Release	
1	2.5.3	Initial release
2	2.5.4	Support two eFlash instances
		Add read and write protection
3	2.6.0	Revert to single eFlash instance support
		Remove read protection
4	2.6.4	Replace CFI interface with register based interface
5	3.3.3	Added write_protect inputs
		Added status.WER
C		Made status register writable
6	3.3.7	Add recall_on_first_read parameter
		Add info interface
7	2.2.45	Add redun_0 and redun_1 registers
7	3.3.15	Added disable_redundancy input
		Added control.AP
		pb_data register now supports word writes as well as byte writes
8	2.2.10	address register is auto-incremented on program
0	3.3.18	Added info_pages parameter
		Added info_write_protect inputs
		Added brown_out input Added status.DIS
9	3.3.22	Added status.bis Added read wait states parameter
10	4.0.8	Added resume after brown out parameter
10	4.0.0	Add status. BO
11	4.1.9	Add ECC support
± ±	4.1.5	Added ecc pins parameter
		Added control.WCIE
		Added control.ECIE
		Added control.EDIE
		Added status.WC
		Added status.EC
		Added status.ED
		Added interrupt n output
		Added sec_count register
		Added ded_count register
12	4.1.13	Added write_protect_privileged parameter
13	4.1.14	Added write_protect_all input

**Table 11: Revision History**