

**eSi-SG-DMA**

<span id="page-1-0"></span>

# <span id="page-2-0"></span>**2 Overview**

The eSi-SG-DMA core can be used to implement 1D and 2D memory-to-memory, memory-toperipheral, peripheral-to-memory and peripheral-to-peripheral data transfers, with scatter and gather functionality. It supports the following features:

- Memory-based, linked-list transfer descriptors.
- 3 descriptor sizes to balance functionality and setup overhead.
- Configurable number of channels.
- Configurable number of peripherals (up to 64).
- Programmable X and Y count, increment, access size and burst length.
- CRC and IP checksum calculation.
- AMBA 3 AHB-lite slave interface for control register access.
- Dual AMBA 3 AHB-lite master interfaces for simultaneous read and write.



**Figure 1: eSi-SG-DMA**

# <span id="page-3-0"></span>**3 Hardware Interface**





# **Table 1: Configuration Options**



# **Table 2: Parameters**





# **Table 3: I/O Ports**

For complete details of the AHB signals, please refer to the AMBA 3 AHB-Lite Protocol v1.0 Specification available at:

<http://www.arm.com/products/system-ip/amba/amba-open-specifications.php>

The DMA does not include internal synchronizing flip-flops. These should be implemented externally for the  $rx$  ready and  $tx$  ready ports if the transmitting clock domain is asynchronous to  $w/r$  hclk.

# <span id="page-4-0"></span>**3.1 Flow Control Interface**

The flow control interface allows peripherals to indicate to the DMA when they have data available to be read or are able to accept new write data.

- The tx ready signal indicates the peripheral can accept new data.
- The rx ready signal indicates the peripheral has data to be read.

A simple handshaking mechanism is employed to ensure that the DMA will not generate an underflow or overflow in the peripheral.

The  $tx$  ack signal acknowledges the  $tx$  ready signal

• The rx\_ack signal acknowledges the rx\_ready signal

The DMA will only perform a single transaction (which may consist of multiple beats, as controlled by the BURST register) after the ready signal is asserted. It will then assert the corresponding ack signal. This will be held high until the ready signal is cleared. The peripheral should only then reassert the ready signal after the ack has cleared and it is ready to proceed with another transaction.



**Figure 2: Flow Control Interface Handshaking**

# <span id="page-6-0"></span>**4 Software Interface**

# <span id="page-6-1"></span>**4.1 Register Map**

Each SG-DMA channel has its own set of registers, as illustrated in [Table 4: Register Map.](#page-6-2) In this table,  $N$ , indicates the channel number, which ranges from 0 to channels-1.



#### <span id="page-6-2"></span>**Table 4: Register Map**

The registers that are not writable are programmed via memory based descriptors.

# **4.1.1 Next Address Register**

The next address register contains the address of the next descriptor to process.

#### BITS-1 0

**Figure 3: Format of the next\_address register**

### **4.1.2 Source Address Register**

The source address register contains the address to copy from.

address\_width-1 0

### **Figure 4: Format of the src\_address register**

# **4.1.3 Destination Address Register**

The destination address register contains the address to copy to.



#### **Figure 5: Format of the dst\_address register**

#### **4.1.4 Source Control Register**

The source control register contains a selection of flags that control the operation of the SG-DMA channel with respect to the source data.

DTF				◡▴▱▭	

**Figure 6: Format of the src\_control register**



**Table 5: Fields of the src\_control register**

#### **4.1.5 Destination Control Register**

The destination control register contains a selection of flags that control the operation of the SG-DMA channel with respect to the destination data.









**Table 6: Fields of the dst\_control register**

# **4.1.6 Count X Register**

The count X register contains the number of transfers that should occur in the X dimension. The number of bytes transferred in the X dimension is  $(1 \ll \text{src control}.SIZE) * count x$ .

If src\_control. SIZE and dst\_control.SIZE differ, the count of transfers to the destination, is count  $x * (1 \ll src\ control.SIZE)$  / (1  $\ll$  dst control.SIZE).

For transfers where the address type is memory (src\_control.T or dst\_control.T = 0), reads or writes can be coalesced, providing that the address is appropriately aligned, count is sufficiently high, and the address increment is the same as the size. For example, specifying a copy where control. T=0, control. SIZE=0, address=0, count  $x=4$ , inc  $x=1$  can result in a single word accesses, instead of 4-byte accesses. Coalescing is not performed when the address type is peripheral.

 $\alpha$  count width-1 0

**Figure 8: Format of the count\_x register**

# **4.1.7 Count Y Register**

The count Y register contains the number of iterations, minus 1, of transfers in the X direction (the Y dimension). So, for a 1-dimensional transfer, set  $count_y$  to 0. The total number of bytes transferred is  $(1 \ll \text{src control.SIZE}) * \text{count } x) * (\text{count } y + 1)$ .

 $count$  width- $1$ 

**Figure 9: Format of the count\_y register**

# **4.1.8 Source Increment X Register**



The source increment X register contains a signed integer that is added to the src\_address register after each transfer in the X dimension.

inc\_width-1 0

**Figure 10: Format of the src\_inc\_x register**

### **4.1.9 Source Increment Y Register**

The source increment Y register contains a signed integer that is added to the  $src$  address register after each transfer in the Y dimension.

 $\frac{1}{100}$  include the set of the

#### **Figure 11: Format of the src\_inc\_y register**

### **4.1.10 Destination Increment X Register**

The destination increment X register contains a signed integer that is added to the dst address register after each transfer in the X dimension.

 $\frac{1}{2}$  inc\_width-1 0

#### **Figure 12: Format of the dst\_inc\_x register**

# **4.1.11 Destination Increment Y Register**

The destination increment Y register contains a signed integer that is added to the dst address register after each transfer in the Y dimension.

 $\frac{1}{100}$  include the set of the

#### **Figure 13: Format of the dst\_inc\_y register**

#### **4.1.12 Status Register**

The status register contains a selection of flags that indicate the current status of the SG-DMA channel. The AC flag is read-only. To clear the  $DC$ ,  $DCO$  or ER flags, write a 1 to it. Writing 0 will leave it unchanged.

- ER DCO DC ACCEPT

**Figure 14: Format of the status register**



3 2 1 0



**Table 7: Fields of the status register**

# **4.1.13 Control Register**

The control register contains a selection of flags that control the operation of the SG-DMA channel.



#### **Figure 15: Format of the control register**



**Table 8: Fields of the control register**

# **4.1.14 Current Address Register**

The current address register contains the address of the current descriptor being processed. When the SG-DMA is idle, the current register should be written with the address of the first descriptor in order to start processing. Writing the current register with 0, will set status.AC to 1.

BITS-1 0

# **Figure 16: Format of the current register**

# **4.1.15 Calculation Control Register**

The calculation control register contains a selection of flags that control calculations (CRC/ IPChecksum) that can be performed on data passed through the SG-DMA channel.

> 2 1 0 - IPE BO CE

#### **Figure 17: Format of the calc\_control register**





**Table 9: Fields of the control register**

# **4.1.16 CRC Register**

The CRC register contains the computed CRC value. It should be initialised before a CRC operation is started to the initialisation value specified by the corresponding CRC standard (typically all zeros or all ones). The CRC register is only implemented if CRC\_ENABLED is TRUE.

BITS-1 0

#### **Figure 18: Format of the crc register**

### **4.1.17 Polynomial Register**

The CRC polynomial register contains the CRC polynomial coefficients. The most significant bit of the polynomial is implicit and does not need to be written into this register. For example, CRC-32 has a 33-bit polynomial, but only the lower 32-bits are required. If a polynomial has fewer than 32-bits, it should be left aligned in this register, with the least-significant bits being set to 0. The CRC polynomial register is only implemented if CRC\_ENABLED is TRUE.

BITS-1 0

**Figure 19: Format of the polynomial register**

# **4.1.18 IP Checksum Register**

The IP checksum register contains a 16-bit IP checksum. It should be initialised to 0. The IP checksum register is only implemented if IP CHECKSUM ENABLED is TRUE.

15 0



# <span id="page-11-0"></span>**4.2 Descriptor Format**

The SG-DMA transfer descriptors are stored in memory and are read by the SG-DMA. Three descriptor formats are supported:



- a tiny descriptor for basic transfers that minimizes memory footprint and descriptor read overhead
- a small descriptor that supports the same functionality as the tiny descriptors with the addition of the next address field for chaining descriptors
- a full descriptor that has a larger memory footprint but offers full use of all of the SG-DMA's features.

Small and full descriptors can be chained together via the next address field. When the SG-DMA completes one descriptor, if the next address field is non-NULL, the descriptor at that address is read and the corresponding transfer takes place. Chained descriptors can be a mixture of small and full descriptors.

An interrupt can be raised after a descriptor is completed by setting its desc\_control.DCIE field to 1.

With the exception of the desc\_control field, the format of the descriptor fields corresponds to the format of the SG-DMA's registers.

# **4.2.1 Tiny and Small Descriptors**



#### **Table 10: Tiny Descriptor Format**



#### **Table 11: Small Descriptor Format**



#### **Figure 21: Format of the desc\_control field for Tiny and Small Descriptors**



	$1 - 2$ bytes $2 - 4$ bytes $3 - 8$ bytes	
<b>BURST</b>	$0 - 1$ beat $1 - 4$ beats $2 - 8$ beats $3 - 16$ beats	Length of burst
PIDX	$0$ - peripherals-1	Peripheral index. Determines which peripheral to use for flow control, if MODE is not 0

**Table 12: Fields of the desc\_control field for Tiny and Small Descriptors**

When a tiny or small descriptor is read, the SG-DMA's registers are set according to the following logic:

```
next address = tiny ? NULL : next address
src_address = src_address
dst\_address = dst\_addresssrc\_control.T = (desc\_control.MODE == 2) || (desc_{control.MODE == 4})src_control.SIZE = desc_control.SIZE
src_control.BURST = desc_control.BURST
src\_control.PIDX = desc\dst\_control.T = (desc\_control.MODE == 1) || (desc_{control}.MODE == 3)dst_control.SIZE = desc_control.SIZE
dst_control.BURST = desc_control.BURST
dst control. PIDX = desc control. PIDX
count x = count
count_y = 0src inc x = desc control.MODE == 4 ? 0 : (1 << desc control.SIZE)
src inc_y = 0
dst inc_x = desc control.MODE == 3 ? 0 : (1 << desc control.SIZE)
dst inc y = 0control.DCIE = desc_control.DCIE
```
The total number of bytes copied is  $(1 \ll$  desc\_control.SIZE) \* count.

# **4.2.2 Full Descriptor**



#### **Table 13: Full Descriptor Format**



**Figure 22: Format of the desc\_control field for Full Descriptors**





**Table 14: Fields of the desc\_control field for Full Descriptors**

# <span id="page-14-0"></span>**4.3 Interrupts**

The SG-DMA supports the following interrupts.

- Per-channel all descriptors complete interrupt
- Per-channel descriptor complete interrupt
- Per-channel error interrupt

The all descriptors complete interrupt will be raised when the SG-DMA has finished the transfer specified by the current descriptor and the next address register is NULL. The AC flag in the status register will be set 1 to indicate this. When the  $AC$  flag in the status register is set to 1 and the ACIE flag in the control register is set to 1, the all descriptors complete interrupt will be asserted. The AC flag is cleared when the current register is next written.

The descriptors complete interrupt will be raised when the SG-DMA has finished the transfer specified by the current descriptor. The  $DC$  flag in the status register will be set 1 to indicate this. When the DC flag in the status register is set to 1 and the DCIE flag in the control register is set to 1, the descriptors complete interrupt will be asserted.

The error interrupt will be raised then the ER flag in the status register is 1 and the ERIE flag in the control register is set to 1. This indicates an error was detected during either the reading of a descriptor or the transfer specified by the descriptor.

# <span id="page-14-1"></span>**4.4 Error Handling**

When the SG-DMA detects a read or write error on the AHB bus, either the reading of the descriptor will be terminated, or the transfer will be terminated. The termination may not be immediate, as any burst in progress will be allowed to complete.

The SG-DMA will set the status.ER flag to indicate the error, and no further transfers will take place on the corresponding channel until the flag is cleared. Before clearing the flag, the current register should be set to NULL, otherwise the descriptor will be re-read. If chained descriptors are being used, the current register should contain the address of the descriptor that caused the error.

# <span id="page-14-2"></span>**4.5 Stopping a Transfer**

A transfer on DMA channel can be stopped by writing to the channel's control.SP register. The transfer may not stop immediately, as a burst that is in progress may need to be

completed. When the transfer is stopped, the control.E register will be cleared to indicate this.

To start a new transfer, the current register should first be written with 0, to set the status. AC flag. The channel should be reenabled by setting  $control.E$  to 1, and then the address of the new descriptor can be written to the current register.

# <span id="page-15-0"></span>**4.6 Channel Priority**

Transfers on the lowest valid channel have priority. For example, if the transfer specified by channel 0 is ready to be processed as the same time as the transfer on channel 1, channel 0 will be completed first. A higher channel (with lower priority) may be switched to part way through the transfer on a lower channel (with higher priority); if the transfer on the lower channel cannot be completed due to a peripheral indicating it is not ready.

# <span id="page-15-1"></span>**4.7 Examples**

# **4.7.1 Memory to Memory Copy**

To implement a memcpy (dest, src, n) like memory copy, to copy n bytes from dest to  $src$ , a tiny descriptor can be initialised as follows:

esi sg dma tiny desc t desc;

```
desc.desc_control = ESI_SG_DMA_DESC_MODE_M_TO_M | ESI_SG_DMA_DESC_TYPE_TINY;
desc.src_address = src;
desc.dst^- address = dest;desc.count = n;
```
# **4.7.2 Memory Set**

To implement a memset (dest, c, n) like memory fill operation, that fills the first n bytes of memory at the address  $dest$  with the value  $c$ , a full descriptor should be used, where the source increment is set as 0, so that the same data is repeatedly copied:

```
esi_sg_dma_full_desc_t desc;
char c = 0x00;
desc.desc_control = ESI_SG_DMA_DESC_TYPE_FULL;
desc.next address = NULL;desc.src address = &c;
desc.dst address = dest;
desc.src_control = ESI_SG_DMA_MEMORY;
desc.dst control = ESI SG DMA MEMORY;
desc.count x = n;
desc.count_y = 0;desc.src \overline{inc} x = 0;
desc.srcinc_y = 0;desc.dst\bar{arc} x = 1;
desc. dst inc y = 0;
```
# **4.7.3 Memory Zero**

To implement a bzero (dest, n) like memory zero operation, that zeros the first n bytes of memory at the address dest, a tiny descriptor should be used, where the source type is set as NONE. This halves the bus bandwidth compared to the memory set example above, as no data has to be read, only written:

```
esi sg dma tony desc t desc;
desc.desc_control = ESI_SG_DMA_DESC_MODE_N_TO_M | ESI_SG_DMA_DESC_TYPE_TINY;
desc.\text{src} address = NULL;
desc. \overline{dst} address = dest;
desc.count = n;
```
# **4.7.4 Memory to FIFO**

To copy a one-dimensional array of data from memory to a peripheral's FIFO, a tiny descriptor can be used. In this example, we copy a string to a UART's transmit FIFO:

```
esi sg dma small desc t desc;
char src data[] = "hello";
esi device info t *uart device;
esi uart \overline{t} *uart;
desc.desc control = (uart device->dma \le 10)
                   | ESI_SG_DMA_DESC_BURST_1 
                   | ESI_SG_DMA_DESC_SIZE_BYTE 
                   | ESI_SG_DMA_DESC_MODE_M_TO_F 
                   | ESI_SG_DMA_DESC_TYPE_TINY;
desc.src address = src data;
desc.dst address = &uart->tx data;
desc.count = strlen(src data);
```
The burst length should be set so that it is smaller than the destination FIFO's depth. The size of the access should be set to match the width of the destination FIFO.

# **4.7.5 Double Buffering (Ping-Pong Buffers)**

When receiving data from a peripheral, double buffering can be used to ensure that a receive buffer is always available to avoid data loss. Two buffers are used: buffer 0 for receiving data, and buffer 1 for holding data that is being processed. When the receive buffer becomes full, the buffers are swapped, and buffer 1 is used for receiving data, while buffer 0 is processed, and so on.

To implement this, two small descriptors are used, and chained together in a circular loop. The descriptor complete interrupt enable is set, so that after a buffer becomes full, an interrupt handler can swap the buffers.

```
esi sg dma small desc t desc0, desc1;
char buffers[2][BUF SIZE];
int processing buffer;
esi device info t *uart device;
esi uart t *uart;
desc0.desc control = (uart device->dma << 10)
                  | ESI_SG_DMA_DESC_BURST_1
```


```
| ESI_SG_DMA_DESC_SIZE_BYTE 
                   | ESI_SG_DMA_DESC_MODE_F_TO_M
                   | ESI_SG_DMA_DESC_DC_INT_ENABLE
                   | ESI_SG_DMA_DESC_TYPE_SMALL;
desc0.next address = &desc1;
desc0.\text{src} address = &uart->rx data;
desc0.dst address = &buffers[0][0];
desc0.count = BUF SIZE;desc1.desc control = (uart device->dma << 10)
                  | ESI_SG_DMA_DESC_BURST_1 
                   | ESI_SG_DMA_DESC_SIZE_BYTE 
                   | ESI_SG_DMA_DESC_MODE_F_TO_M
                   | ESI_SG_DMA_DESC_DC_INT_ENABLE
                   | ESI SG DMA DESC TYPE SMALL;
desc1.next address = &desc0;
desc1.src address = &uart->rx data;
desc1.dst address = \deltabuffers[1][0];
desc1.count = BUF SIZE;processing buffer = 1;void dma_interrupt_handler(void) {
      …
      /* Each time we get an descriptor complete interrupt, swap buffers. */
      processing buffer \uparrow = 1;
      process_data(buffers[processing_buffer]);
      …
}
```
If it is possible that processing a buffer may take longer than it does to fill one up with data, triple buffering can be used. This simply adds a third buffer and descriptor.

#### **4.7.6 Gather**

Gather operations use multiple descriptors to combine multiple blocks of memory distributed at random memory addresses in to one contiguous block. For example, this might be used in a networking application, where different parts of a packet to be transmitted need to be gathered together for transmission.

To achieve this, simply use one small descriptor per block of memory that is to be combined, and chain them together:

```
esi sg dma small desc t desc0, desc1, desc2;
char *src0, *src1, *src2;
int src0 size, src1 size, src2 size;
char *dist;desc0.desc_control = ESI_SG_DMA_DESC_MODE_M_TO_M | ESI_SG_DMA_DESC_TYPE_SMALL;
desc0.next address = &desc1;
desc0.src address = src0;
desc0.dst address = \&dst[0];
desc0.count = src0 size;
desc1.desc_control = ESI_SG_DMA_DESC_MODE_M_TO_M | ESI_SG_DMA_DESC_TYPE_SMALL;
desc1.next address = &desc2;
desc1.src address = src1;
desc1.dst address = &dst[src0 size];
desc1.count = src1_size;
```


```
desc2.desc_control = ESI_SG_DMA_DESC_MODE_M_TO_M | ESI_SG_DMA_DESC_TYPE_SMALL;
desc2.next address = NULL;
desc2.src_address = src2;
desc2.dst address = &dst[src0 size+src1 size];
desc2.count = src2 size;
```
### **4.7.7 Scatter**

Scatter operations are the opposite of gathers. They can be used to split up a contiguous block of data to multiple random addresses.

```
esi sg dma small desc t desc0, desc1, desc2;
char \overline{x} \overline{d} \overline{x} \overline{d} \int dst0 size, dst1 size, dst2 size;
char *src;
desc0.desc_control = ESI_SG_DMA_DESC_MODE_M_TO_M | ESI_SG_DMA_DESC_TYPE_SMALL;
desc0.next address = &desc1;
desc0.src address = $src[0];desc0.dst address = dst0;
desc0.count = dst0 size;
desc1.desc_control = ESI_SG_DMA_DESC_MODE_M_TO_M | ESI_SG_DMA_DESC_TYPE_SMALL;
desc1.next<sub>1</sub> address = <math>6 \text{deg} 2</math>;desc1.src \overline{address} = \&\text{src}[\text{dst0 size}];desc1.dst address = dst1;
desc1.count = dst1 size;
desc2.desc_control = ESI_SG_DMA_DESC_MODE_M_TO_M | ESI_SG_DMA_DESC_TYPE_SMALL;
desc2.next address = NULL;
desc2.src address = &src[dst0_size+dst1_size];
desc2.dst address = dst2;
desc2.count = dst2 size;
```
#### **4.7.8 Endian Conversion**

2D transfers can be used for reordering data, such as in an endian conversion, where the most-significant bytes need to be swapped with the least significate bytes. For example, to endian swap the array:

unsigned long  $src[4] = \{0x11223344, 0x55667788, 0x99aabbcc, 0xddeeff00\};$ 

So that it becomes:

unsigned long dst[4] =  ${0x44332211, 0x88776655, 0xccbbaa99, 0x00ffeedd};$ 

A full descriptor should be used, where the source X increment is 1, but the destination X increment is -1, to reverse the data. The destination address therefore needs to start offset by 3, with a Y increment of 8 to jump to the next word.

```
esi sg dma full desc t desc;
desc.desc_control = ESI_SG_DMA_DESC_TYPE_FULL;
desc.next = address = NULL;desc.src \overline{\text{address}} = \text{ksrc}[0];desc.dst\overline{\overline{\phantom{a}}} address = ((char) \&dst[0]) + 3;
desc.src_control = ESI_SG_DMA_SIZE_BYTE | ESI_SG_DMA_MEMORY;
```

```
desc.dst control = ESI_SG_DMA_SIZE_BYTE | ESI_SG_DMA_MEMORY;
desc.count x = 4;desc.count_y = 3;desc.src_inc_x = 1;desc.src_inc_y = 0;
desc.dst\_inc_x = -1;desc.dst inc y = 8;
```
### **4.7.9 Deinterleave**

2D transfers can be used to deinterleave data. For example, in an audio application, 16-bit left and right samples may be stored interleaved, but need to be deinterleaved for individual channel processing. For example, to deinterleave:

```
#define SAMPLES 6
#define CHANNELS 2
short src[SAMPLES*CHANNELS] = {
 0x0, 0x1000, 0x1, 0x1001, 0x2, 0x1002, 0x3, 0x1003, 0x4, 0x1004, 0x5, 0x1005
};
```
To:

```
short dest[SAMPLES*CHANNELS] = {
  0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x1000, 0x1001, 0x1002, 0x1003, 0x1004, 0x1005
};
```
We use a full descriptor where the X increment steps through the samples for each channel, and the Y increment steps through channels:

```
esi sg dma full desc t desc;
desc.desc_control = ESI_SG_DMA_DESC_TYPE_FULL;
desc.next address = NULL;
desc.\texttt{src}\_address = \&\texttt{src}[0];desc.dst address = &dist[0];desc.src_control = ESI_SG_DMA_SIZE_BYTE | ESI_SG_DMA_MEMORY;
desc.dst_{control} = EST_{SG}DM_{SIZE}BYTE | EST_{SG}DM_{MEMORY};
desc.count x = SAMPLES;desc.count_y = \texttt{CHANNELS-1};desc.src \overline{inc} x = BYTES PER SAMPLE * CHANNELS;
desc.src<sup>inc</sup>y = -BYTES PER SAMPLE * CHANNELS * SAMPLES + BYTES PER SAMPLE;
desc.dst\_inc_x = BYTES PER SAMPLE;
desc.dst inc y = 0;
```
# **4.7.10 Matrix Transpose**

2D transfers can be used to transpose the sub-elements of a matrix:

```
#define FULL_WIDTH 8
#define FULL HEIGHT 8
\# \text{define } \text{WIDTH} 4
#define HEIGHT 4
#define X_OFFSET 2
#define Y_OFFSET 2
char src[Full MINFTULL HEIGHT] = {8, 8, 8, 8, 8, 8, 8, 8,
```
0, 0, 0, 0, 0, 0, 0, 0,

```
0, 0, 1, 2, 3, 4, 0, 0,
      0, 0, 1, 2, 3, 4, 0, 0,
      0, 0, 1, 2, 3, 4, 0, 0,
      0, 0, 1, 2, 3, 4, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0,
      8, 8, 8, 8, 8, 8, 8, 8,
};
To:
char dst[FULL_WIDTH*FULL_HEIGHT] = {
      8, 8, 8, 8, 8, 8, 8, 8,
      0, 0, 0, 0, 0, 0, 0, 0,
      0, 0, 1, 1, 1, 1, 0, 0,
      0, 0, 2, 2, 2, 2, 0, 0,
      0, 0, 3, 3, 3, 3, 0, 0,
      0, 0, 4, 4, 4, 4, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0,
      8, 8, 8, 8, 8, 8, 8, 8,
};
esi sg dma full desc t desc;
desc.desc_control = ESI_SG_DMA_DESC_TYPE_FULL;
desc.next = address = NULL;desc.src_address = &src[FULL_WIDTH*Y_OFFSET+X_OFFSET];
desc.dst^- address = 8dst[FULL^-WDTH*Y^-OFFSET+X^-OFFSET];desc.src_control = ESI_SG_DMA_SIZE_BYTE | ESI_SG_DMA_MEMORY;
desc. dst control = EST SG DMA SIZE BYTE | ESI SG DMA MEMORY;
desc.count x = WIDTH;desc.count_y = HEIGHT-1;desc.src inc x = 1;
desc.src\_inc\_y = FULL WIDTH-WIDTH;
desc.dst\_inc^{-x} = FULL^{-WIDTH};desc.dst inc y = -FUL WIDTH*WIDTH + 1;
```
# **4.7.11 Memory to Peripheral with Wrapping Address**

Some eSi-Crypto APB cores require the data to be processed to be written to and then read back from registers at successive addresses. These crypto cores typically work on small blocks of data at a time (E.g. 128-bits / 16-bytes). In order to stream in and out a larger block of data, a 2D transfer is required, as while the memory address may simply need to increment, the peripheral address needs to wrap every 16 bytes.

The following example streams data in to the eSi-AES core using word sized accesses, in blocks of 16-bytes, for a 128-bit AES operation. count x is set to 16 / 4, as we need four 32bit word accesses to read 16 bytes.  $count$  is set to the number of 16-byte transfers needed for the complete source data, minus 1. For the source data, the source address is set to increment by 4 after each word is read. The destination address also increments by 4 after each word is written, but then wraps backwords by 16 bytes, after every 16 bytes.

```
esi sq dma full desc t desc;
esi\overline{a}es t *aes;
char src[LENGTH];
desc.desc_control = ESI_SG_DMA_DESC_TYPE_FULL;
desc.next address = NULL;
desc.src_address = src;
```


```
desc.dst address = &aaes->data in[0];
desc.src_control = ESI_SG_DMA_BURST_4 
                  | ESI_SG_DMA_SIZE_WORD 
                  | ESI_SG_DMA_MEMORY;
desc.dst control = ESI SG DMA BURST 4
                  | ESI_SG_DMA_SIZE_WORD 
                  | ESI_SG_DMA_PERIPHERAL;
desc.count_x = 16 / 4;
desc.count_y = (LENGTH / 16) - 1;desc.src inc x = 4;desc.srcinc_y = 0;desc.dst inc^{-}x = 4;desc.dst inc y = -16;
```
# **4.7.12 Circular Buffer**

A circular buffer can be implemented with a single descriptor that is chained to itself. So each time the buffer is filled up, it immediately refills from the start.

```
esi sg dma small desc t desc;
char buffer[BUF SIZE];
esi device info t *uart device;
esi uart t *uart;
desc.desc control = (uart device->dma << 10)
                  | ESI_SG_DMA_DESC_BURST_1 
                  | ESI_SG_DMA_DESC_SIZE_BYTE 
                  | ESI_SG_DMA_DESC_MODE_F_TO_M
                  | ESI_SG_DMA_DESC_TYPE_SMALL;
desc.next_address = &desc;
desc.src address = &uart->rx data;
desc.dst address = &buffer[0];
desc.count = BUF_SIZE;
```
How a circular buffer is read, depends on the speed of the data being received. Generally, it would be unsafe to wait for the descriptor complete interrupt to be raised before trying to read from the buffer, as if another element of data is received before the interrupt is handled, the first element in the buffer would be lost. Instead, the data can be read from the buffer as it is being filled up, by reading the count x register as it is filled, to work out how much valid data the buffer contains.

# **4.7.13 CRC**

For any transfer, a CRC can be calculated on the data transferred. The CRC is calculated across chained descriptors. Before starting a transfer, the  $\text{arc}$  register should be initialised with the initial value appropriate for the desired CRC and the  $\text{polynomial register with the}$ polynomial coefficients for the CRC. The calc control.BO set to indicate whether data should be processed LSB or MSB first. After the transfer is compete, the computed CRC value can be read from the crc register.

If a CRC needs to be calculated on some data without copying it to a destination, the dst control. T field can be set to NONE, so that the data is only read, not written.

If only some parts of the data should have the CRC calculated for, the CE field in the full descriptor can be used to disable or enable the calculation on a per descriptor basis.

# <span id="page-22-0"></span>**5 Revision History**



**Table 15: Revision History**