


PRESS RELEASE

Pressemitteilung • Communiqué de Presse • Comunicato Stampa

EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow

Mentor Graphics partners with EnSilica for its Precise-IP vendor-independent FPGA IP platform



Photocaption: EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow

Wokingham and Cambridge, UK – 21st July 2010. EnSilica, a leading independent provider of front-end IC design services, has announced that it has become a partner for Mentor Graphics' Precise-IP vendor-independent FPGA IP platform. As a result, EnSilica's range of eSi-RISC embedded processor cores and eSi-Comms library of communications IP has been fully validated for use in Mentor Graphics' Precision Synthesis FPGA design flow, enabling design engineers to easily implement them on any FPGA device.

"EnSilica provides a substantial catalogue of configurable embedded processor cores and communications IP," said Daniel Platzker, Product Line Director for FPGA synthesis at Mentor Graphics. "By validating its IP for use with Precision, EnSilica broadens the Precise-IP catalogue of advanced partner cores, allowing our mutual customers to benefit from Mentor Graphics' comprehensive, vendor-independent FPGA design flow."

EnSilica's eSi-RISC is a family of highly configurable and low-power soft processor cores for embedded systems that scales across a wide range of applications. It is unique in being the only processor architecture scalable from 16 bits to 32 bits, and encompassing optional DSP extensions, floating point and custom instructions. Furthermore, the memory architecture can be configured for Harvard or Von Neumann, or to include data and program caches. Using a mix of 16-bit and 32-bit instructions, it gives exceptional code density, reducing the program code size by up to 40% compared to leading FPGA vendor processors such as NIOSII and MicroBlaze while the minimum configuration can be implemented in as little as 8K gates, providing class leading overall silicon area and very low power. System clock speeds of over 200MHz can be achieved in Altera Stratix IV and Xilinx Virtex-6 FPGAs and all processors use the industry standard AMBA APB and AXI buses. EnSilica also has a library of APB-based peripherals, including UART, SPI, I²C, Timers and a 10/100 Ethernet MAC.

EnSilica's eSi-Comms library of highly parameterised communications IP is suitable for many of the current air interface standards including WLAN, WiMAX, DVB and DAB.

Precise-IP is Mentor Graphics' vendor-independent FPGA IP platform. It is part of the Precision Synthesis product family that includes RTL, physical and rad-tolerant synthesis tools. Precision Synthesis is the centre-piece of the industry's most comprehensive vendor-independent solution for FPGA design. The tool uses the same design source and constraints to target all major device vendors, enabling designers to synthesize eSi-RISC processors and eSi-Comms IP for optimal performance on any FPGA technology.

ENS003 / EnSilica's eSi-RISC embedded processors validated for Mentor Graphic's Precision Synthesis FPGA design flow

"Our eSi-RISC embedded processor cores and eSi-Comms IP library will give Mentor Graphics' Precision Synthesis users an additional, distinctive edge to their FPGA designs," said Ian Lankshear, Managing Director of EnSilica. "Silicon-proven, eSi-RISC's single architecture is scalable over a range of embedded applications enabling companies to secure their software investment while addressing a wide range of needs. A high level of configurability enables hardware resources to be optimised to application requirements, minimising area and power to a level not possible with a general purpose processor architecture. The highly pipelined nature of the design gives customers a solution that can be easily migrated between FPGA types or even to ASIC technologies."

All the eSi-RISC embedded processor cores and eSi-Comms communications IP are available direct from EnSilica. For more information visit: <http://www.ensilica.com>.

###

About EnSilica

EnSilica is an established company with many years experience providing high quality IC design services to customers undertaking FPGA and ASIC designs. EnSilica has an impressive record of success working across many market segments with particular expertise in multimedia and communications applications. Customers range from start-ups to blue-chip companies. EnSilica can provide the full range of front-end IC design services, from System Level Design, RTL coding and Verification through to either a FPGA device or the physical design interface (synthesis, STA, DFT) for ASIC designs. EnSilica also offers a portfolio of IP, including a highly configurable 16/32 bit embedded processor called eSi-RISC and the eSi-Comms range of communications IP. For further information about EnSilica, visit <http://www.ensilica.com>. eSi-RISC product information and downloads can be found at <http://www.esi-risc.com>.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about \$800 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: <http://www.mentor.com/>.

All trademarks are recognised and are the property of their respective companies.

Media contacts:

Dr. David Wheeler, Technical Director for EnSilica
Tel: +44 (0)1183 217 332. Email: david.wheeler@ensilica.com

Keith Mason, Humbug PR
Tel: +44 (0)1305 849403. Email: keith.mason@humbugpr.com

Ann Williams, Humbug PR
Tel: +44 (0)1305 849402. Email: ann.williams@humbugpr.com

Ref: ENS003
Words: 520

This press release and any associated images (in high-resolution compressed jpeg format) can be downloaded from www.humbugpr.com.